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ABSTRACT
Power quality issues have become one of themost important issue for researchers to concern. In
this paper, simulation and experiment of algorithm and circuit design of Unified Power Quality
Conditioner (UPQC) are provided. Control algorithm and topology design of one UPQC which
includes active power filter (APF) and dynamic voltage restorer (DVR) are introduced. Stabil-
ity condition of the filter unit is deduced and proved by Routh stability criterion. Simulation
for APF and DVR is carried out in PSCAD to show the proposed control strategy. Experiments
such as current tracking, harmonic detection and compensation and voltage drop compensa-
tion are provided in details. Experimental results show that the proposed control method and
the designed topology are effective and practical.
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The introduction of distributed energy and renewable
energy to our daily livesmakes it an inevitable tendency
for us to concern power quality issues more than ever.
Different roles, such as power generation, transmission
and distribution, along with the value chain must now
cooperate and interact with each other by shared inter-
faces or eventually a customized network for secure and
reliable delivery of energy, this can be called as energy
internet [1]. This new formof energy supply has the fol-
lowing new characteristics: (i) structure features: power
grid topology hasmore complex structure types (tree or
mesh), flow types (unidirectional or bidirectional) and
energy consumption programs (on demand or dynamic
balance); (ii) environmental characteristics: most dis-
tributed energy have characteristics of instability (solar
energy, wind energy and tide are influenced by environ-
mental factors); (iii) functional features: plug and play
puts forward higher requirements for the power quality
management ability as dynamic change exists in both
sources and loads. So stability and reliability would be
of paramount importance for the coming formof power
supply system [2–5]. For instance, due to the inter-
mittent nature of the PV energy sources or wind tur-
bine sources, considerable complexity and variability
are introduced into the micro grid [6–8]. Furthermore,
in the coming energy internet, more and more plug
and play units such as new energy power generation
would be introduced to the grid, then so many types of
energy input are integrated together, higher challenges
are presented for the maintenance and enhancement
of power quality of power grid [1, 9–12]. Research on
power quality conditioner has been carried out exten-
sively [13–16]. Key units such as DC support unit and
filtering unit have been deeply studied by researchers as
well [17–19]. In this paper, we focus on topology design
and simulation and experiment of the designed UPQC
(Unified Power Quality Conditioner) system.
Based on the above requirements, we proposed a
LAN-based UPQC system formaintaining power qual-
ity for the mentioned coming energy internet. Figure 1
shows the control diagram of the designed UPQC.
The main feature of this LAN-based UPQC is that
it can adjust compensation strategy by using feedback
information from users. The recorder is installed on
user side; it sends start up time or shut down time
or any other key information to LAN-Controller for
UPQC to prepare compensation action. Besides, it can
collect user equipment’s electrical performance data
and by which the UPQC can get a better understand-
ing of its compensation target. This warning infor-
mation can provide UPQC with short but decisive
time to prepare for the coming voltage sag or har-
monics. By doing this, the response time and the sup-
port time can be effectively improved. The design of
UPQC is shown in Figure 2. In this system, UPQC con-
trols APF (active power filter) as a controlled current
source. The APF is responsible for compensating the
harmonic current, negative sequence current and zero
sequence current generated by the load. For this reason,
APF adopts four-arm structure. APF is also responsi-
ble for stabilizing DC capacitor voltage and charging
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Figure 1. Block diagram of LAN-based UPQC system.
DC super capacitors. Dynamic voltage restorer (DVR)
is responsible for compensating the system voltage sag,
so that the load voltage is kept as the rated three-phase
symmetrical positive sequence voltage. The negative
sequence and zero sequence voltage that may occur
during the system sag can be compensated. So three
single phase DVR structures are adopted.
The simulation and experiment of the designed
system are provided in detail. The compensation
algorithm in APF and DVR is briefly introduced. Then,
filter design is given, and stability analysis of feedback-
inverter-filter link is provided. Simulation and exper-
iment for current tracking, harmonic detection and
compensation, voltage sag compensation are provided.
2. Compensation control algorithm
2.1. Control algorithm of DVR unit
In series side (DVR unit), the control unit must be
able to track the instructions quickly and accurately
within the acceptable range of error. According to the
equivalent block diagramofDVR series compensator in
Figure 3(a), we can get the closed loop control method
of DVR output voltage as is shown in Figure 3(b).
In Figure 3(b), VS is the system voltage, Vdvr is the
output voltage of DVR setup. Vlref is the instruction
voltage. GV(s) is the controller of voltage outer loop,
Gi(s) is the controller of current inner loop, Vtri/Vdc
is the voltage transformation, Ginv(s) is the inverter
bridge modulation model which is in relationship with
Vdc/Vtri. In order to improve the dynamic performance
of the system, instantaneous value feedback of capacitor
voltage structure is used as voltage outer loop of con-
trol system. After adjustment of proportional integral
block, error signal of voltage outer loop can be used as
the reference signal of the inner loop of inductance cur-
rent. In this capacitor voltage outer loop and inductor
current inner loop control strategy, controller of induc-
tor current inner loop is Gi(s) and it is designed with
PI controller; controller of capacitor voltage outer loop
is Gv(s) and it is made up of Gv with PI controller. The
modulation of inverter bridge is Ginv = vdc/vtri and it
is affected by DC bus voltage Vdc. During the running
time of the DVR, fluctuating of current and voltage is
inevitable. In order to eliminate the influence of DC
voltage fluctuation on the whole system, proportion
link is introduced to the output side of inductor current
inner loop. By doing this, the influence of DC bus volt-
age fluctuation on system can be eliminated effectively.
By using fast voltage detection algorithm and phase
locked algorithm, the voltage amplitude and phase of
the PCC point are obtained. The voltage of PCC is com-
pared with the instruction voltageVlref, then we can get
DVR’s output command voltageVDVR-ref which is con-
cluded in the first summation unit. Through capacitor
voltage outer loop and inductor current inner loop, the
output command voltage VDVR-ref can be transformed
Figure 2. UPQC system.
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Figure 3. Double closed loop control strategy. (a) Equivalent block diagram of DVR output filter (b) Control block diagram of DVR.
to control voltageVc, then we can get the output voltage
Vdvr, the Vdvr and PCC voltage are connected on the
load in series to ensure the load voltage to be a stable
sinusoidal voltage.
2.2. Control algorithm of APF unit
Shunt active power filter (APF unit) should be con-
trolled as a current source, so the compensation current
generated byAPF should follow the reference current as
quick as possible. This is always achieved by real-time
current tracking algorithm. According to the devia-
tion between the actual compensation current and the
output compensation current of the APF, control sig-
nals of PWM can be calculated out. Triangular wave
comparison method is applied as main inverter con-
trol algorithm in the APF unit. As shown in Figure 4,
es denotes the system voltage, u(t) denotes the output
voltage of inverter, ic denotes the output current of the
device, ic∗ is the command current.
3. Stability analysis of feedback-inverter-filter
link
On resonance frequency, the resistance of the filter net-
work is zero. In order to prevent the occurrence of
resonance, resistance–capacitance network is applied
Figure 4. Triangular wave comparison method for static coor-
dinate system with voltage feed forward.
to increase damping of resonant current. In addition,
improved filter topology is applied and the switching
frequency threshold range is increased. The control
diagram of the designed filter is shown in Figure 5.
The mathematical model of the structure is estab-
lished as is shown by formula (1), C here represents the
capacitance of DC capacitor:
⎧⎪⎨
⎪⎩
(iref − iL1 − iL2) ∗ (kp + ki/s) ∗ kPWM = Uinv
(Uinv − ic∗1/s)/L1s = iL1
iL1 − (iL2 ∗ s ∗ L2 − Vs) ∗ s ∗ C = iL2
(1)
Transfer function of iL2 can be deduced as is shown by
formula (2):
iL2 = (b0s + b1) ∗ iref + (n0s
3 + n1s2 + n2s) ∗ Vs
a0 ∗ s4 + a1 ∗ s3 + a2 ∗ s2 + a3 ∗ s + a4
(2)
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Figure 5. Equivalent block and control diagram of filter unit.




b0 = kpkpwm(C1 + C2 + R)
b1 = kikpwm(C1 + C2 + R)
n0 = (L1RC2 + L1C1C2)
n1 = (R + C1)C2kpkpwm
n2 = (R + C1 + C2 + RC2kikpwm + C1C2kikpwm)
(3)⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
a0 = (L1L2Rc2 + L1L2C1C2)
a1 = (L2RC2kpkpwm + L2C1C2kpkpwm)
a2 = (L1 + L2)(C1 + C2 + R)
+(C1 + R)L2C2kikpwm)
a3 = 2(C1 + C2 + R)kpkpwm
a4 = 2(C1 + C2 + R)kikpwm
(4)
The system would be disturbed by Vs at runtime,
under this situation, the reference current is used as
input to control the output current of the filter net-
work. Then, according to the Routh stability criterion,
stability condition of the system could be deduced as
formula (5)
L1 < L2 ∗
[
1 + (C1 + R)C2kikpwm
(C1 + C2 + R)
]
(5)
Based on the above analysis, LCL topology is applied
to the system where L1, L2, C1, C2 are parameters of
inductors and capacitances. Details of parameter design
are shown in Table 1 (more details are provided in
Appendix A):
Amplitude frequency characteristic and phase fre-
quency characteristic curve of the transfer function for
Table 1. Parameters of the LCL model.
Categories Values
Inductance of inverter side L1 0.8mH
Inductance on the grid side L2 0.2mH
Compensation capacitor C1 2.5 μF
Compensation capacitor C2 2.5 μF
Filter resistance R 2
Proportionality coefficient kp 2
Integral coefficient ki 0.1
PWM Ratio kPWM 1
Figure 6. Frequency characteristic of the compensation filter.
a). ordinary filter vs. compensation filter (input item is reference
current, output item is output current) b). ordinary filter vs. com-
pensation filter (input item is system voltage, output item is
output current).
output current versus reference current is shown in
Figure 6(a). One of the tasks of APF is filtering har-
monic current generated by high frequency switching.
It can be seen that the two stage enhancement filter has
better harmonic attenuation effect, and it can increase
the ability of restraining high order harmonics to a
certain extent.
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Amplitude frequency characteristic and phase fre-
quency characteristic curve of the transfer function
for output current versus system voltage is shown in
Figure 6(b). Under this situation, APF restrains the dis-
turbance from system voltage on output current. It can
be seen that by using compensated LCL filter circuit
topology, the suppression of the system voltage distur-
bance does not decrease, there is still the attenuation
characteristic of −20 db at switched off frequency. The
anti-jamming capacity for high frequency is enhanced.
4. Simulation and experiments of the system
4.1. Simulation of APF filter
1) Filtering characteristics simulation
The simulation of the designed filter shows its effec-
tiveness on filtering primary odd harmonics. Current
waves of load after the designed filter are shown in
Figure 7, which shows that the filtering effect of the
enhanced LCL filter(right figure) is better than that of
the ordinary filter (left figure), the filtering effect of 5
times, 7 times,11 times, 13 times and 17 times harmonic
are enhanced obviously. The left figure shows the filter-
ing result of ordinary filter while the right figure shows
the filtering result of the designed LCL filter. Different
line shows nth harmonic where n is in range of 5, 7,
11, 13, 17, the amplitude of total harmonics is obviously
reduced from 0.4% to 0.15%.
2) Harmonic suppression simulation
Harmonic compensating simulation is carried out in
PSCAD. The time domain diagramof load current, har-
monic compensation current and system side current
is shown in Figure 8(a)–(c). Compensating of reactive
power is shown in Figure 8(b).
In Figure 8(a)–(c), ILa represents load current, Iref
represents harmonic compensating current, ISa repre-
sents system current after compensation. In (a), at the
time point 1.25 s in time domain, frequency analysis is
carried out respectively for load side current (ILa), com-
pensation current (Iref ) and system side current (ISa).
ILa has obvious wave distortion and after harmonic
compensating, the system current (as is shown by curve
ISa) is improved obviously, the harmonic component is
reduced significantly.
In Figure 8(c), the blue, red and green bars respec-
tively represent the ratio of harmonic in load current,
reference current and system current. It is obvious
that harmonic components in systems are supressed
effectively.
In Figure 8(b), QL represents the reactive power
absorbed by load, QS represents the reactive power
flowing into the system. After APF is applied in 0.1 s,QS
is reduced by two stages which shows that the designed
APF can effectively compensate reactive power for the
system.
4.2. Experiment of APF
1) Current tracking experiment
The experiment setup for current tracking experiment
is shown in Figure 9. The value of load resistance is
38, value of DC capacitor is 6800 μf, value of reac-
tor is 10.6mH, the load resistance is in form of delta
connection. This part of the experimental device should
only be used to test the performance of current track-
ing algorithm. So it is not a complete UPQC. Only
one three-phase full-bridge inverter with passive load
is used. Its DC side capacitance voltage is supplied by
three-phase uncontrolled rectifier bridge. The input AC
voltage of three-phase uncontrolled rectifier bridge is
controlled by three-phase autotransformer (Continu-
ous change from 0 to 380V). During the experiment,
the inverter bridge is controlled as a controlled cur-
rent source. Track the given instruction current signal,
where the instruction current signal is given.
In Figure 10(a), the yellow curve represents the open
loop voltage waveform on the resistor, and the blue
curve represents the current waveform while the DC
voltage is set 80V; in Figure 10(b), the yellow curve is
the closed loop voltage waveform on the resistor, and
the blue curve is the current waveform while the DC
voltage is 160V. In the experiment, reference current
to track is set to 1A. As shown in (b), voltage on load
resistance is 25.7V which shows that the designed APF
is able to track 1A current.
2) Harmonic detection and compensation
experiment
The experiment setup for current tracking experiment
is shown in Figure 11.
Figure 7. Filtering characteristics comparison between LCL and LC filters.
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Figure 8. Simulation results of harmonic current compensation. (a) Current waves (b) Reactive power compensation (c) comparision
of harmonic component in between load current, reference current and system current.
Figure 9. Experiment setup for current tracking test.
Figure 10. Result of current tracking experiment. (a). Open loop test, load voltage 22V (b). Closed loop test, load voltage25.7V.
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Figure 11. APF experiment setup for reactive power compensation test and harmonics compensation test.
Figure 12. Current and reactive power compensation result on FLUKE analyser. (a) harmonics before APF switched in (b) PF before
APF switched in (c) harmonics After APF switched in (d) PF after APF switched in
APF compensation is carried out according to har-
monic frequency. Figure 12 shows the compensation
results of reactive power compensation and harmonic
compensation.
In Figure 12, (a) shows the harmonics analysis result
before APF is switched in. (b) shows the improved sys-
tem testing result after APF is switched in. (c) shows the
reactive power analysis result before APF is switched
in. (d) shows the improved power factor after APF
is switched in. It can be seen that the compensation
effect of 5th and 7th harmonic is obvious. Total THD is
improved from 7.6% to 1.3%. Power factor is improved
from 0.8 to 0.97. The detection and compensating
algorithm works well.
4.3. Voltage sag compensation simulation for DVR
The simulation of voltage sag and compensation results
of the designed system is shown in Figure 13. The volt-
age sag for detection test was designed to last 1.2 s, drop
depth is set to 50% grid voltage.
From the compensation effect diagram in Figure 13,
it can be seen that by using the capacitor voltage outer
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Figure 13. Waveform of voltage sag, compensation voltage and compensated system voltage. (a) voltage sag appears (b) compen-
sating voltage output (c) details of voltage sag (d) compensated system voltage.
Figure 14. Schematic diagram of DVR compensation experiment.
loop and inductor current inner loop control strat-
egy, the output voltage can track the instruction signal
accurately and rapidly. The dynamic and steady-state
performance of DVR system is improved, the dynamic
response speed is improved and the steady-state error
of the system is reduced obviously. The designed DVR
canmeet the output characteristics requirement ofmost
sensitive loads.
4.4. DVR experiments
The experimental setup of DVR is shown in Figure 14.
1) Single phase voltage drop compensation
experiment
Single phase and double phase voltage sag experiments
were carried out. The single phase voltage compen-
sation experiment is shown in Figure 15. The yel-
low line shows A phase voltage, blue line shows the
system voltage. In (a), A phase voltage (yellow wave)
sag appears as is pointed out by rounded rectangle, at
the same time, the load voltage wave (blue wave) goes
almost unaffected due to DVR’s series compensation
voltage. (b) shows A phase voltage’s recovery and load
voltage still goes almost unaffected. It shows that the
DVR output is switched out smoothly instead of over
compensation.
2) Two phase voltage drop compensation
experiment
Furthermore, A–B phase voltage sag experiment was
carried out. In Figure 16, the yellow waves show load
voltage of A phase; the blue waves show load voltage
of B phase. In (a), when phase voltage sag appears,
compensated load voltage (with wave distortion) is cap-
tured as is respectively pointed out by the two rounded
rectangle. So, the compensation of two phase voltage
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Figure 15. Single phase voltage drop compensation experiment. (a) Voltage sag happens and DVR switched in (b) Compensation
and DVR switched out.
Figure 16. Two phase voltage drop compensation experiment. (a) Voltage sag happens and DVR switched in (b) Compensation and
DVR switched out.
sags is realized although there was a slight distortion.
(b) shows the A phase and B phase voltage’s recov-
ery and loads’ voltage still keep almost unaffected. It
shows that the DVR output is switched out smoothly
instead of over compensation in two phase voltage sag
compensation process.
If depth of sag is acceptable or magnetizing inrush
current is controlled well or using an anti-inrush trans-
former, the DVR’s start up delay would be controlled to
very short time which is no more than 2ms.
5. Conclusion
Double loop control algorithm and experiment design
for UPQC are introduced. The simulation of compen-
sation strategy for voltage sag and harmonic current is
provided by which the effectiveness of the double loop
strategy is proved. Harmonic suppression and voltage
sag compensation simulation are provided and further-
more, to testify the correctness of the designed system,
harmonic compensation experiment, single phase volt-
age drop experiment and two phase voltage drop com-
pensation experiment are provided in detail. Experi-
mental results prove the validity and correctness of the
method and theory provided in this paper.
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Appendix A
The design methods of output filters for DVR and APF are
different. First, DVR does not compensate for harmonics.
Therefore, its cut-off frequency is lower. APF output filters
need to output harmonics. The cut-off frequency is relatively
high and more difficult to design. In addition, APF is con-
nected to the system in parallel. So seen from the output
port of APF, the system impedance and load impedance are
parallel. Because the system impedance is very small. So the
final equivalent impedance is approximately equal to the sys-
tem impedance. DVR is connected in series. So, seen from
the output port of DVR, the system impedance and load
impedance are in series. So the equivalent total impedance
is a large load impedance. This also makes it easier to design
the output filter. In addition, DVR is coupled through trans-
formers. Therefore, the inductance near the load side in the
Figure A1. Area of available LC parameters which meet har-
monic content criteria.
Figure A2. Area of available LCparameterswhichmeet voltage
gain criteria.
LCL output filter can be replaced by the leakage reactance of
the coupling transformer.
The parameters of output filter in APF and DVR were
calculated according to references and adjusted and deter-
mined according to PSCAD simulation and experiment
results finally.Many papers have studied passive damped out-
put filter topology in theory, and most results are applicable
under specific conditions (that’s what it should be because fil-
ter should be designed for specific application situation to
achieve optimum filtering effect), we have calculated filter
parameters in our topology according to the publishedmeth-
ods as is shown below and ideal values can be calculated. But
at last, we should still do verification in PSCAD simulation
and adjust some of these parameters. So we choose param-
eters by building UPQC model in PSCAD which includes
almost all details of the system, and through the simulation,
satisfactory results have been achieved.
The parameters of the filter in UPQC were calculated
according to [20], and the part of the calculation and deduc-
tion according to our designed system is as follows.
According to the formula [20]:
HF0(2ωs − ω0) = 2
πb
∗ 1|N2β − 1| ∗ J1(aπ) ≤ HF0 (A1)
490 M. YANG ET AL.




HF0 = 0.05 (Harmonic content index of output voltage)
ω0 = 2π f0, f0 = 50Hz (f0 : fundamental frequency)
ωs = 2π fs, fs = 10 kHz (fs : sampling frequency)
β0 = ω02LC = 1/N2
N = (2fs − f0) f = 199
b = √2U0 Emax =
√
2 ∗ 566/(800 ∗ 1.05 ∗ 1.25)=0.7622
a = b|1 − β|
(A2)
we could find β0 by (the mentioned b0 is this β0)⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩




J1(aπ) ≤ HF0 = 0.05
2
3.14 ∗ 0.7622 ∗
1
1992β − 1∗
J1(0.7622 ∗ |1 − β| ∗ 3.14) = 0.05
(A3)
Then β0 = 0.000554, accordint to the formula β0 = ω02LC,
relation of L and C can be plot as Figure 2-1, this is critical
curve of harmonic content index. The right-hand area of the
curve in the graph satisfies harmonic content index of output
voltage.
The red triangle shows the final selected parameter of L






where β0 was calculated before, in our experiment situation,
its value is 0.000554.
